Classification Of Interrupts
Interrupts can be classified into two types: maskable interrupts and non-maskable interrupts. The maskable interrupts can be delayed or rejected but the non-maskable interrupts cannot be delayed or rejected. Interrupts can also be classified into vectored and non-vectored interrupts. In vectored interrupts, the address of the service routine is hard wired; but in non-vectored interrupts, the address of the service routine needs to be supplied externally by the device.
INTR is a maskable interrupt. When the interrupt occurs, the processor fetches from the bus one instruction, usually one of EI and DI instructions.
Table: RST n interrupts vector address
|Restart instruction||Hex code||Equivalent Vector Address|
RST 5.5 is a maskable interrupt. When this interrupt is received, the processor saves the contents of the program counter register into the stack and the branches to 002CH address.
RST 6.5 is a maskable interrupt. When this interrupt is received, the processor saves the contents of the program counter register into the stack and branches to 0034H address.
RST 7.5 is a maskable interrupt. When this interrupt is received the processor saves the contents of the program counter register into the stack and branches to 003CH address.
TRAP is a non-maskable interrupt. It does not need to be enabled, as it cannot be disabled. It has the highest priority amongst all interrupts. This is edge and level sensitive. This TRAP signal needs to be high and stay high for recognisation. Once it is recognised, it does not need to be recognised again until it becomes low and then high again.
Table: 8085 interrupts
8085 microprocessor interrupts